

1






2

3

4

电源输入(5V)

1.0V电源



上电顺序: 1.0V (VCCINT&VCCBRAM) ->1.8V(VCCAUX)->1.5V/3.3V(VCCO)

See the details in the page 2、8 of DC&AC datasheet.

1




2

3

4


根据每个BANK使用不同的外设更改不同的供电

每个供电引脚尽量配一个去耦电容






VCCBATT不使用时连接到VCCCAUX或接地

容值，封装仍需确认是否加大



不使用GTP收发器



A

B

C




D

A


B

C




D



U1B





不使用GTP收发器




BANK13、15全部连接软核CPU的外设


软核CPU拥有3组x16个通用GPIO




数据存储flash
128M flash 存储CPU程序




USB-串口



软核CPU的GPIO




软核CPU的调试口



XC7A100T-2FGG676I

XC7A100T-2FGG676I

软核CPU拥有1组百兆网口PHY接口



BANK34、55全部连接FPGA的外设

UIE


BANK 34

- IO_0_34
- IO_L1P_T0_34
- IO_L1N_T0_34
- IO_L2P_T0_34
- IO_L2N_T0_34
- IO_L3P_T0_DQS_34
- IO_L3N_T0_DQS_34
- IO_L4P_T0_34
- IO_L4N_T0_34
- IO_L5P_T0_34
- IO_L5N_T0_34
- IO_L6P_T0_34
- IO_L6N_T0_VREF_34
- IO_L7P_T1_34
- IO_L7N_T1_34
- IO_L8P_T1_34
- IO_L8N_T1_34
- IO_L9P_T1_DQS_34
- IO_L9N_T1_DQS_34
- IO_L10P_T1_34
- IO_L10N_T1_34
- IO_L11P_T1_SRCC_34
- IO_L11N_T1_SRCC_34
- IO_L12P_T1_MRCC_34
- IO_L12N_T1_MRCC_34
- IO_L13P_T2_MRCC_34
- IO_L13N_T2_MRCC_34
- IO_L14P_T2_SRCC_34
- IO_L14N_T2_SRCC_34
- IO_L15P_T2_DQS_34
- IO_L15N_T2_DQS_34
- IO_L16P_T2_34
- IO_L16N_T2_34
- IO_L17P_T2_34
- IO_L17N_T2_34
- IO_L18P_T2_34
- IO_L18N_T2_34
- IO_L19P_T3_34
- IO_L19N_T3_VREF_34
- IO_L20P_T3_34
- IO_L20N_T3_34
- IO_L21P_T3_DQS_34
- IO_L21N_T3_DQS_34
- IO_L22P_T3_34
- IO_L22N_T3_34
- IO_L23P_T3_34
- IO_L23N_T3_34
- IO_L24P_T3_34
- IO_L24N_T3_34
- IO_25_34




XC7A100T-2FGG6761


状态显示LED



FPGA的系统复位引脚




风扇接口 (风扇尺寸40*40, 孔边距4mm, 内径3.5mm)



UIF


BANK 35

- IO_0_35
- IO_L1P_T0_AD4P_35
- IO_L1N_T0_AD4N_35
- IO_L2P_T0_AD12P_35
- IO_L2N_T0_AD12N_35
- IO_L3P_T0_DQS_AD5P_35
- IO_L3N_T0_DQS_AD5N_35
- IO_L4P_T0_35
- IO_L4N_T0_35
- IO_L5P_T0_AD13P_35
- IO_L5N_T0_AD13N_35
- IO_L6P_T0_35
- IO_L6N_T0_VREF_35
- IO_L7P_T1_AD6P_35
- IO_L7N_T1_AD6N_35
- IO_L8P_T1_AD14P_35
- IO_L8N_T1_AD14N_35
- IO_L9P_T1_DQS_AD7P_35
- IO_L9N_T1_DQS_AD7N_35
- IO_L10P_T1_AD15P_35
- IO_L10N_T1_AD15N_35
- IO_L11P_T1_SRCC_35
- IO_L11N_T1_SRCC_35
- IO_L12P_T1_MRCC_35
- IO_L12N_T1_MRCC_35
- IO_L13P_T2_MRCC_35
- IO_L13N_T2_MRCC_35
- IO_L14P_T2_SRCC_35
- IO_L14N_T2_SRCC_35
- IO_L15P_T2_DQS_35
- IO_L15N_T2_DQS_35
- IO_L16P_T2_35
- IO_L16N_T2_35
- IO_L17P_T2_35
- IO_L17N_T2_35
- IO_L18P_T2_35
- IO_L18N_T2_35
- IO_L19P_T3_35
- IO_L19N_T3_VREF_35
- IO_L20P_T3_35
- IO_L20N_T3_35
- IO_L21P_T3_DQS_35
- IO_L21N_T3_DQS_35
- IO_L22P_T3_35
- IO_L22N_T3_35
- IO_L23P_T3_35
- IO_L23N_T3_35
- IO_L24P_T3_35
- IO_L24N_T3_35
- IO_25_35




XC7A100T-2FGG6761

ETH1_TXD0	ETH1_TXD0
ETH1_TXD1	ETH1_TXD1
ETH1_TXEN	ETH1_TXEN
ETH1_RXD0	ETH1_RXD0
ETH1_RXD1	ETH1_RXD1
ETH1_RXER	ETH1_RXER
ETH1_CRSDV	ETH1_CRSDV
ETH_nRST	ETH_nRST
ETH_MDC	ETH_MDC
ETH_MDIO	ETH_MDIO
ETH1_TX_CLK	ETH1_TX_CLK




REGOFF接下拉电阻时，内部1.2V稳压器开启
 •When REGOFF is pulled high to VDD2A with an external resistor, the internal regulator is disabled.
 •When REGOFF is floating or pulled low, the internal regulator is enabled (default).



RJ45自带隔离变压器

Design Note:
1、PHY1_ADDR=00000

3937.008 (mil)



3937.008 (mil)

层叠结构: JLC2313
外层单端50欧,5.78mil
外层差分100欧,3.49mil
内层单端50欧,5.17mil
内层差分100欧,3.52mil

注意: 为了控制阻抗, 高速线周围不得铺铜
TOP层PWR层在高速线上下必须铺铜

Board Stack Report